AMENDMENT TO THE CLAIMS

IN THE CLAIMS:

The following is a complete list of all claims in this application (including withdrawn claims). Cancelled and not entered claims are indicated with claim number and status only. The claims as listed below show added text with <u>underlining</u> and deleted text with <u>strikethrough</u>. The status of each claim is indicated with one of (Original), (Currently amended), (Cancelled), (Withdrawn), (New), (Previously presented), or (Not entered).

Claims 2, 5-7, 9-12 and 14-46 are WITHDRAWN from consideration, claim 1 is CANCELLED, claims 3, 4 and 13 are AMENDED, and claims 47 and 48 are NEW.

1. (Cancelled)

1

- 1 2. (Withdrawn) The flat panel display device with polycrystalline silicon thin
- 2 film transistor according to claim 1, wherein a shape of the grains of polycrystalline
- 3 silicon is anisotropic, and the grain boundaries are primary grain boundaries.
- 1 3. (Currently amended) The flat panel display device with
 - polycrystalline silicon thin film transistor according to claim 14, wherein a shape of the
- 3 grains of polycrystalline silicon is anisotropic, and the grain boundaries are side grain
- 4 boundaries of anisotropic grains.
- 1 4. (Currently amended) A flat panel display device with polycrystalline
- 2 <u>silicon thin film transistor comprising:</u>

a pixel portion divided by gate lines and data lines and equipped with a thin film 3 transistor driven by signals applied by the gate lines and data lines; and 4 a driving circuit portion comprising one or more thin film transistors connected to 5 the gate lines and data lines respectively to apply signals to the pixel portion, 6 wherein the average number of grain boundaries of polycrystalline silicon which 7 are formed in active channel regions of the one or more thin film transistors installed at 8 the driving circuit portion and meet a current direction line is at least one or more less 9 than the average number of grain boundaries of polycrystalline silicon which are formed 10 in active channel regions of the thin film transistor installed at the pixel portion and meet 11 a current direction line for a unit area of active channels, The flat panel display device 12 with polycrystalline silicon thin film transistor according to claim 1, 13 wherein: the polycrystalline silicon grain boundaries formed in active channel 14 regions of the one or more thin film transistors installed at the driving circuit portion are 15 arranged in such a way that the include primary polycrystalline silicon grain boundaries 16 that are inclined to the current direction line at an angle of about - 45 to 45°; 17 wherein the polycrystalline silicon grain boundaries formed in active channel 18 regions of the thin film transistor installed at the pixel portion are arranged in such a way 19 that the include primary polycrystalline silicon grain boundaries that are inclined to the 20 current direction line at an angle of about – 45 to 45° , and 21 wherein the length of the active channels of the thin film transistor installed at the 22 pixel portion is longer than the length of the active channels of the one or more thin film 23 transistor installed at the driving circuit portion. 24

ø

5. (Withdrawn) The flat panel display device with polycrystalline silicon thin film transistor according to claim 1, wherein:

1

2

7

8

9

10

1

2

3

4

5

6

7

8

9

- the polycrystalline silicon grain boundaries formed in active channel regions of the one or more thin film transistors installed at the driving circuit portion are arranged in such a way that the polycrystalline silicon grain boundaries are inclined to the current direction line at an angle of 45 to 135°; and
 - the polycrystalline silicon grain boundaries formed in active channel regions of the thin film transistor installed at the pixel portion are arranged in such a way that the polycrystalline silicon grain boundaries are inclined to the current direction line at an angle of -45 to 45° .
 - 6. (Withdrawn) The flat panel display device with polycrystalline silicon thin film transistor according to claim 1, wherein:
 - the polycrystalline silicon grain boundaries formed in active channel regions of the one or more thin film transistors installed at the driving circuit portion are arranged in such a way that the polycrystalline silicon grain boundaries are inclined to the current direction line at an angle of -45 to 45° ;
 - the polycrystalline silicon grain boundaries formed in active channel regions of the thin film transistor installed at the pixel portion are arranged in such a way that the polycrystalline silicon grain boundaries are inclined to the current direction line at an angle of -45 to 45° ; and

the length of the active channels of the thin film transistor installed at the pixel portion is the same as length of the active channels of the thin film transistor installed at the driving circuit portion.

7. (Withdrawn) The flat panel display device with polycrystalline silicon thin film transistor according to claim 2, wherein the polycrystalline silicon is fabricated by a sequential lateral solidification method.

- 8. (Original) The flat panel display device with polycrystalline silicon thin film transistor according to claim 3, wherein the polycrystalline silicon is fabricated by a metal induced lateral crystallization method.
- 9. (Withdrawn) The flat panel display device with polycrystalline silicon thin film transistor according to claim 1, wherein shape of the grains of polycrystalline silicon is isotropic.
- 10. (Withdrawn) The flat panel display device with polycrystalline silicon thin film transistor according to claim 7, wherein a length of the active channels of the thin film transistor installed at the pixel portion is the same as length of the active channels of the one or more thin film transistors installed at the driving circuit portion.
- 11. (Withdrawn) The flat panel display device with polycrystalline silicon thin film transistor according to claim 7, wherein the polycrystalline silicon is formed by eximer laser annealing.
- 1 12. (Withdrawn) The flat panel display device with polycrystalline silicon thin 2 film transistor according to claim 1, wherein the average grain size of polycrystalline

- 3 silicon grains included in active channel region of a gate in the driving circuit portion is
- 4 larger than that of polycrystalline silicon grains included in active channel region of a
- 5 gate in the pixel portion.
- 1 13. (Currently amended) The flat panel display device with
- 2 polycrystalline silicon thin film transistor according to claim 14, wherein the flat panel
- 3 display device is one of an organic electroluminscent device and a liquid crystal display
- 4 device.
- 14. (Withdrawn) A flat panel display device with polycrystalline silicon thin film
- 2 transistor comprising:
- a switching thin film transistor for transmitting data signals; and
- a driving thin film transistor for driving the organic electroluminescent device so
- 5 that a certain amount of current flows through organic electroluminescent device
- 6 according to the data signals, wherein the average number of grain boundaries of
- 7 polycrystalline silicon which are formed in active channel regions of the driving thin film
- transistor and meet a current direction line is at least one or more greater than the
- 9 average number of grain boundaries of polycrystalline silicon which are formed in active
- channel regions of the switching thin film transistor and meet a current direction line for
- 11 a unit area of active channels.
- 1 15. (Withdrawn) The flat panel display device with polycrystalline silicon thin
- 2 film transistor according to claim 14, wherein a shape of the grains of polycrystalline
- 3 silicon is anisotropic, and the grain boundaries are primary grain boundaries.

- 1 16. (Withdrawn) The flat panel display device with polycrystalline silicon thin 2 film transistor according to claim 14, wherein a shape of the grains of polycrystalline 3 silicon is anisotropic, and the grain boundaries are side grain boundaries of anisotropic 4 grains.
 - 17. (Withdrawn) The flat panel display device with polycrystalline silicon thin film transistor according to claim 14, wherein:

1

2

3

4

5

6

7

8

9

10

11

1

- the polycrystalline silicon grain boundaries formed in active channel regions of the switching thin film transistor are arranged in such a way that the polycrystalline silicon grain boundaries are inclined to the current direction line at an angle of 45 to 45°;
- the polycrystalline silicon grain boundaries formed in active channel regions of the driving thin film transistor are arranged in such a way that the polycrystalline silicon grain boundaries are inclined to the current direction line at an angle of –45 to 45°; and the length of the active channels of the driving thin film transistor is longer than length of the active channels of the switching thin film transistor.
- 18. (Withdrawn) The flat panel display device with polycrystalline silicon thin film transistor according to claim 14, wherein:
- the polycrystalline silicon grain boundaries formed in active channel regions of the switching thin film transistor are arranged in such a way that the polycrystalline silicon grain boundaries are inclined to the current direction line at an angle of 45 to 135°; and

the polycrystalline silicon grain boundaries formed in active channel regions of the driving thin film transistor are arranged in such a way that the polycrystalline silicon grain boundaries are inclined to the current direction line at an angle of – 45 to 45°.

19. (Withdrawn) The flat panel display device with polycrystalline silicon thin film transistor according to claim 14, wherein:

the polycrystalline silicon grain boundaries formed in active channel regions of the switching thin film transistor are arranged in such a way that the polycrystalline silicon grain boundaries are inclined to the current direction line at an angle of – 45 to 45°;

the polycrystalline silicon grain boundaries formed in active channel regions of the driving thin film transistor are arranged in such a way that the polycrystalline silicon grain boundaries are inclined to the current direction line at an angle of – 45 to 45°; and the length of the active channels of the driving thin film transistor is the same as length of the active channels of the switching thin film transistor.

- 20. (Withdrawn) The flat panel display device with polycrystalline silicon thin film transistor according to claim 15, wherein the polycrystalline silicon is fabricated by a sequential lateral solidification method.
- 1 21. (Withdrawn) The flat panel display device with polycrystalline silicon thin 2 film transistor according to claim 16, wherein the polycrystalline silicon is fabricated by a 3 metal induced lateral crystallization method.

- 1 22. (Withdrawn) The flat panel display device with polycrystalline silicon thin
- 2 film transistor according to claim 14, wherein shape of the grains of polycrystalline
- 3 silicon is isotropic.
- 1 23. (Withdrawn) The flat panel display device with polycrystalline silicon thin
- 2 film transistor according to claim 22, wherein a length of the active channels of the
- 3 driving thin film transistor is the same as length of the active channels of the switching
- 4 thin film transistor.
- 1 24. (Withdrawn) The flat panel display device with polycrystalline silicon thin
- 2 film transistor according to claim 22, wherein the polycrystalline silicon is formed by
- 3 eximer laser annealing.
- 1 25. (Withdrawn) The flat panel display device with polycrystalline silicon thin
- 2 film transistor according to claim 14, wherein the average grain size of polycrystalline
- 3 silicon grains included in active channel region of a gate in the switching thin film
- 4 transistor is larger than that of polycrystalline silicon grains included in active channel
- 5 region of a gate in the driving thin film transistor.
- 1 26. (Withdrawn) The flat panel display device with polycrystalline silicon thin
- 2 film transistor according to claim 14, wherein the flat panel display device is one of an
- 3 organic electroluminscent device and a liquid crystal display device.
- 1 27. (Withdrawn) A CMOS thin film transistor characterized in that a P type
- thin film transistor and an N type thin film transistor have a different number of primary
- 3 grain boundaries of polycrystalline silicon included in active channel regions, and the

- 4 number of grain boundaries included in the P type thin film transistor is at least one or
- 5 more less than the number of grain boundaries included in the N type thin film transistor.
- 1 28. (Withdrawn) The CMOS thin film transistor according to claim 27, wherein
- 2 channel length of the P type thin film transistor is the same as that of the N type thin film
- 3 transistor.
- 1 29. (Withdrawn) The CMOS thin film transistor according to claim 27, wherein
- the primary grain boundaries of polycrystalline silicon included in the active channel
- 3 regions of the N type thin film transistor and P type thin film transistor are perpendicular
- 4 to a current flow direction.
- 1 30. (Withdrawn) The CMOS thin film transistor according to claim 27, wherein
- 2 the polycrystalline silicon is fabricated by a sequential lateral solidification crystallization
- 3 method.
- 1 31. (Withdrawn) The CMOS thin film transistor according to claim 27, wherein
 - the primary grain boundaries are not included in the P type thin film transistor.
- 1 32. (Withdrawn) The CMOS thin film transistor according to claim 27, wherein
- the number of primary grain boundaries included in the P type thin film transistor is 2 or
- 3 less.

- 1 33. (Withdrawn) The CMOS thin film transistor according to claim 32, wherein
- the number of primary grain boundaries included in the N type thin film transistor is 6,
- and the number of primary grain boundaries included in the P type thin film transistor is
- 4 2.

- 1 34. (Withdrawn) The CMOS thin film transistor according to claim 27, wherein
- the CMOS thin film transistor includes one of an LDD structure an off-set structure.
- 1 35. (Withdrawn) A display device using the CMOS thin film transistor of claim 2 27.
- 1 36. (Withdrawn) The display device according to claim 35, wherein the 2 display device is one of a liquid crystal display device and an organic
- 3 electroluminescent display device.

1

2

3

4

5

1

2

3

- 37. (Withdrawn) A flat panel display device comprising green, red and blue pixel regions, and driving thin film transistor for driving each of the pixels having the same length and width of active channels, wherein the number of grain boundaries of polycrystalline silicon included in active channel regions of the driving thin film transistor is different from each other for each pixel.
- 38. (Withdrawn) The flat panel display device according to claim 37, wherein the green pixel region has the largest number of the primary grain boundaries of polycrystalline silicon, and the red pixel region and the blue pixel region have the same number of the primary grain boundaries of polycrystalline silicon.
- 1 39. (Withdrawn) The flat panel display device according to claim 37, wherein 2 the number of the primary grain boundaries of polycrystalline silicon is increased in the 3 order of green, blue and red pixel regions.
- 1 40. (Withdrawn) The flat panel display device according to claim 37, wherein 2 the green pixel region and the blue pixel region have the same number of the primary

- 3 grain boundaries of polycrystalline silicon, and the red pixel region has the smallest
- 4 number of the primary grain boundaries of polycrystalline silicon.
- 1 41. (Withdrawn) The flat panel display device according to claim 37, wherein
- the grain boundaries are perpendicular to current flowing direction in active channel
- 3 regions of each driving thin film transistor.
- 1 42. (Withdrawn) The flat panel display device according to claim 41, wherein
- the grain boundaries are primary grain boundaries.
- 3 43. (Withdrawn) The flat panel display device according to claim 41, wherein
- 4 the grain boundaries are side grain boundaries of anisotropic grains.
- 1 44. (Withdrawn) The flat panel display device according to claim 43, wherein
- the flat panel display device has the smallest number of primary grain boundaries
- 3 included in active channel regions of driving thin film transistor of the green pixel region.
- 1 45. (Withdrawn) The flat panel display device according to claim 44, wherein
- the number of primary grain boundaries included in active channel regions of driving
- thin film transistor of the blue pixel region is the same as or less than the number of
- 4 primary grain boundaries included in active channel regions of driving thin film transistor
- 5 of the red pixel region.
- 1 46. (Withdrawn) The flat panel display device according to claim 37, wherein
- the flat panel display device is one of a liquid crystal display device, an inorganic
- 3 electroluminescent device and an organic electroluminescent device.

47. (New) A flat panel display device with polycrystalline silicon thin film 1 transistor comprising: 2 3 a switching thin film transistor for transmitting data signals; and a driving thin film transistor for driving the organic electroluminescent device so 4 that a certain amount of current flows through organic electroluminescent device 5 according to the data signals, 6 wherein the average number of grain boundaries of polycrystalline silicon which 7 are formed in active channel regions of the driving thin film transistor and meet a current 8 direction line is a natural number that is at least one or more less than the average 9 number of grain boundaries of polycrystalline silicon which are formed in active channel 10 regions of the switching thin film transistor and meet a current direction line for a unit 11 area of active channels. 12 1 48. (New) A flat panel display device with polycrystalline silicon thin film 2 transistor comprising: a pixel portion divided by gate lines and data lines and equipped with a thin film 3 transistor driven by signals applied by the gate lines and data lines; and 4 5 a driving circuit portion comprising one or more thin film transistors connected to the gate lines and data lines respectively to apply signals to the pixel portion, 6 wherein the one or more thin film transistors at the driving circuit portion include 7

an average number of grain boundaries of polycrystalline silicon formed in active

Application No. 10/779,781 Response Dated September 27, 2005 Reply to Non-Final Office Action of June 27, 2005

- 9 channel regions that meet a current direction line is a natural number that is at least one
- less than the average number of grain boundaries of polycrystalline silicon formed in
- active channel regions of the thin film transistor installed at the pixel portion that meet a
- current direction line for a unit area of active channels.